--------------------------------------------------------------------------------
-- Company: 
-- Engineer:
--
-- Create Date:   13:24:26 01/22/2010
-- Design Name:   
-- Module Name:   C:/Custom32Processor/MySOC/Test_SimpleSOC.vhd
-- Project Name:  MySOC
-- Target Device:  
-- Tool versions:  
-- Description:   
-- 
-- VHDL Test Bench Created by ISE for module: SimpleSOC
-- 
-- Dependencies:
-- 
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
--
-- Notes: 
-- This testbench has been automatically generated using types std_logic and
-- std_logic_vector for the ports of the unit under test.  Xilinx recommends
-- that these types always be used for the top-level I/O of a design in order
-- to guarantee that the testbench will bind correctly to the post-implementation 
-- simulation model.
--------------------------------------------------------------------------------
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.std_logic_arith.all;
USE ieee.std_logic_unsigned.all;
USE ieee.numeric_std.ALL;
USE IEEE.STD_LOGIC_TEXTIO.ALL;
USE STD.TEXTIO.ALL;

-- General package
use work.GeneralProperties.ALL;
 
ENTITY Test_SimpleSOC IS
END Test_SimpleSOC;
 
ARCHITECTURE behavior OF Test_SimpleSOC IS 
 
    -- Component Declaration for the Unit Under Test (UUT)
 
    COMPONENT SimpleSOC
    PORT(
         CLK : IN  std_logic;
         RESET : IN  std_logic;
			RUN          : out  STD_LOGIC;			  
         STATUS_LED : OUT  std_logic_vector((bus_size-1) downto 0)
        );
    END COMPONENT;
    

   --Inputs
   signal CLK : std_logic := '0';
   signal RESET : std_logic := '0';

 	--Outputs
   signal STATUS_LED : std_logic_vector((bus_size-1) downto 0);
	signal RUN : std_logic;
 
BEGIN
 
	-- Instantiate the Unit Under Test (UUT)
   uut: SimpleSOC PORT MAP (
          CLK => CLK,
          RESET => RESET,
			 RUN => RUN,
          STATUS_LED => STATUS_LED
        );
 
   -- No clocks detected in port list. Replace <clock> below with 
   -- appropriate port name 
 
   
 
   CLK_process :process
   begin
		CLK <= '0';
		wait for 100 ns;
		CLK <= '1';
		wait for 100 ns;
   end process;
 

   -- Stimulus process
   stim_proc: process
   begin		
      REPORT "Settle time ..." SEVERITY WARNING;
		RESET <= '1';
		wait for 200 ns;
		
		REPORT "Run! ..." SEVERITY WARNING;
		RESET <= '0';
		--wait for 20000 ns;
				

      
      wait;
   end process;

END;
